Please use this identifier to cite or link to this item: http://localhost:80/xmlui/handle/123456789/4247
Full metadata record
DC FieldValueLanguage
dc.date.accessioned2020-03-20T04:35:18Z-
dc.date.available2020-03-20T04:35:18Z-
dc.date.issued2019-12-
dc.identifier.urihttp://172.16.0.4:8085/heritage/handle/123456789/4247-
dc.language.isoenen_US
dc.publisherAcademic Research Journalsen_US
dc.relation.ispartofseriesVol : 7;No : 2-
dc.subjectVLSI Implementation & Design of Complex Multiplier for FFT Using ASIC-VLSIen_US
dc.subjectAnalysis of Two Routing Protocols of MANET:AODV and DSRen_US
dc.subjectA Genetic Implementation of Stuck-at-Fault & Delay Fault Identification in Digital Circuitsen_US
dc.subjectHCEE: Hierarchical Clustered Energy Efficient Protocol for Heterogeneous Wireless Sensor Networksen_US
dc.subjectTransistor Sizing for Low Power Cmos Circuitsen_US
dc.titleINDIAN JOURNAL OF INSTRUMENTATIONen_US
dc.typeOtheren_US
Appears in Collections:Alerting of New Journals (AEIE)

Files in This Item:
File Description SizeFormat 
Indian Journal of Instrumentation July-Dember-2019.pdf759.84 kBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.