# ADVANCED NANO DEVICES (VLSI 5242)

Time Allotted: 2½ hrs Full Marks: 60

Figures out of the right margin indicate full marks.

Candidates are required to answer Group A and any 4 (four) from Group B to E, taking one from each group.

Candidates are required to give answer in their own words as far as practicable.

## Group - A

### 1. Answer any twelve:

 $12 \times 1 = 12$ 

Choose the correct alternative for the following

- (i) Increase in doping in substrate region of MOSFET will
  - (a) decrease threshold voltage and increase substrate scattering
  - (b) decrease threshold voltage and decrease substrate scattering
  - (c) increase threshold voltage and decrease substrate scattering
  - (d) increase threshold voltage and increase substrate scattering
- (ii) Sub threshold conduction takes place predominantly by
  - (a) drift
  - (b) diffusion
  - (c) both drift and diffusion
  - (d) tunnelling
- (iii) The equivalent oxide thickness when using a high-k-gate dielectric of thickness 10nm and having a dielectric constant of 25 is (given the dielectric constant of  $SiO_2$  to be 3.9):
  - (a) 1.56nm
  - (b) 15.6nm
  - (c) 10nm
  - (d) 1nm
- (iv) A long channel NMOS transistor is biased in the linear region  $V_{DS} = 50 \text{ mV}$  and is used as a resistance. Which one of the following statements is NOT correct?
  - (a) If the device width W is increased, the resistance decreases
  - (b) If the threshold voltage is reduced, the resistance decreases
  - (c) If the device length L is increased, the resistance increases
  - (d) If VGS is increased, the resistance increases
- (v) Fowler-Nordheim (FN) tunnelling involves the tunnelling of electrons through a
  - (a) triangular potential barrier
  - (b) trapezoidal potential barrier
  - (c) rectangular potential barrier
  - (d) none of the above

(vi)	Consider the following statements for a metal oxide semiconductor field eftransistor (MOSFET): P: As channel length reduces, OFF – state currincreases. Q: As channel length reduces, output resistance increases. R: channel length reduces, threshold voltage remains constant. S: As charreduces, ON current increases.  Which of the above statements are INCORRECT?  (a) P and Q  (b) P and S  (c) Q and R  (d) R and S		
(vii)	In a quantum well, the effective energy gap for inter-band transition compare to bulk $E_{\rm g}$ is (a) lower (b) higher (c) same (d) none of the above		
(viii)	<ul> <li>The cut off frequency, fT, of the MOSFET is</li> <li>(a) proportional to transconductance (gm) and inversely proportional to tot capacitance between gate to source/drain (Cgs+ Cgd)</li> <li>(b) proportional to transconductance (gm) and total capacitance between gate to source/drain (Cgs+ Cgd)</li> <li>(c) inversely proportional to transconductance (gm) and total capacitance between gate to source/drain (Cgs+ Cgd)</li> <li>(d) inversely proportional to transconductance (gm) and total capacitance between gate to source/drain (Cgs+ Cgd)</li> </ul>		
(ix)	The conduction of current $I_D$ depends on  (i) Gate to source voltage  (ii) Bulk to source voltage  (iv) Threshold voltage  (v) Dimensions of MOSFET  (a) Only (i)  (b) Only (i), (ii) and (iii)  (c) Only (v)  (d) All of the mentioned		
(x)	The depletion mode n-MOS differs from enhancement mode n-MOS in (a) threshold voltage (b) channel length (c) switching time (d) none of the above		
	Fill in the blanks with the correct word		
(xi)	Velocity saturation causes the short channel device to saturate for $\_$ values of $V_{\text{DS}}$ .		
(xii)	Polysilicon granularity is a type of process.		
(xiii)	A FinFET with multiple fins of number N has an effective device width of		

(xiv) Full form of SOI is \_\_\_\_\_. High-K gate dielectric \_\_\_\_\_ the gate threshold voltage. (xv) Group - B Derive the relationship between threshold voltage and supply voltage. What do 2. (a) you mean by sub-threshold conduction? [(CO1)(Analyze/IOCQ)] (b) What is subthreshold swing? Why subthreshold swing is always higher than 60db/decade for a conventional MOSFET device? [(CO1)(Analyze/IOCQ)] (4+2)+(2+4)=12Explain gate tunnelling currents. Illustrate the reason why does gate tunnelling (a) 3. occur in MOSFETs? [(CO2)(Analyze/IOCQ)] (b) List the basic requirements of a high-K oxide. State some limitations of using high-K oxides. [(CO2)(Evaluate/HOCQ)] (2+4)+(4+2)=12Group - C (a) Sketch the small signal equivalent circuit of a MOSFET for high frequency 4. analysis with the inclusion of non-quasi static effects. [(CO3)(Apply/IOCQ)] (b) Derive the cut-off frequency (f<sub>T</sub>) of conventional MOSFETs. [(CO3)(Apply/IOCQ)] 6 + 6 = 125. (a) Justify the incorporation of high-K dielectric materials in Metal-Oxide-Semiconductor Field-Effect Transistors (MOSFETs) by discussing their advantages over traditional silicon dioxide (SiO2) dielectrics. [(CO2)(Evaluate/HOCQ)] Explain in details about how high K plus metal gate transistor reduces gate (b) leakage significantly compared to traditional silicon dioxide insulator plus poly gate transistor? [(CO2)(Evaluate/HOCQ)] 6 + 6 = 12Group - D Explain how is FinFET a quasi-planar device? 6. (a) [(CO4)(Understand/LOCQ)] Explain corner effects in Triple-Gate FinFETs. How can they be taken care of in (b) these structures? [(CO4)(Evaluate/HOCQ)] Outline Device-width quantization problem in FinFETs? (c) [(CO4)(Analyze/IOCQ)] 4 + 4 + 4 = 12Explain non uniform dopant distribution. Why Double Gate (DG) can improve 7. (a) ON current as well as mitigate OFF current. [(CO4)(Understand/LOCQ)] Why undoped substrate is chosen for scaled DG MOSFETs? (b) [(CO4)(Analyse/IOCQ)] (2+6)+4=12

## Group - E

- 8. (a) Discuss the concept of quantization and its significance in the formation of a low-dimensional electron gas in semiconductor structures. [(CO5)(Remember/LOCQ)]
  - (b) Explain how 2DEG can be formed in the MOSFET. Compare between the 2DEG formed in a MOSFET and in HEMT. [(CO5)(Analyze/IOCQ)]

$$6 + 6 = 12$$

- 9. (a) Discuss the significance of flexible electronic devices fabricated on plastic substrates in comparison to rigid counterparts, highlighting their potential applications and advantages. [(CO6)(Evaluate/HOCQ)]
  - (b) Analyze the role of single-walled carbon nanotubes (SWNTs) in the future of materials science, considering their unique electronic properties and potential applications in molecular electronics. [(CO6)(Analyze/IOCQ)]

$$6 + 6 = 12$$

Cognition Level	LOCQ	IOCQ	HOCQ
Percentage distribution	18.75	52.08	29.17

#### Course Outcome (CO):

After the completion of the course students will be able to :-

- 1. Students will learn various leakage phenomena in advanced MOS
- 2. Students will learn High K Plus Metal Gate Technology for advanced Process Nodes
- 3. Students will learn SOI MOS device
- 4. Students will learn FinFET Devices like DGMOS, Tri-gate
- 5. Students will learn Hetero-Structures
- 6. Students will learn CNT, Graphene Device

<sup>\*</sup>LOCQ: Lower Order Cognitive Question; IOCQ: Intermediate Order Cognitive Question; HOCQ: Higher Order Cognitive Question.