DIGITAL VLSI IC DESIGN (VLSI 5101)

Time Allotted : 2½ hrs

Figures out of the right margin indicate full marks.

Candidates are required to answer Group A and <u>any 4 (four)</u> from Group B to E, taking <u>one</u> from each group.

Candidates are required to give answer in their own words as far as practicable.

Group – A

1. Answer any twelve:

Choose the correct alternative for the following

(i)	According to Moore's Law, number of tr (a) 6 months (c) 18 months		(b) 12	nsistor per chip gets doubled in (b) 12 months (d) 24 months.		
(ii)	Ideal current source has resistance of val (a) 0 Ohm (c) 100 Ohm			ue (b) Infinite (d) 100 k-Ohm.		
(iii)	Most popular inte (a) Gold (c) Copper	erconnect materi	(b) Si	(b) Silver (d) Platinum.		
(iv)			• •	(b) height is fixed(d) width and height are variable.		
(v)	Memory design is normally done using be (a) FPGA (c) Full Custom			elow method (b) Gate Array (d) Std Cell Based Semi Custom.		
(vi)	Value of "Lambda" in 180nm Process Noc (a) 180 nm (c) 45 nm			le is (b) 90 nm (d) 360 nm.		
(vii)	BDD is used in (a) High Level Synthesis (c) Logic Synthesis			(b) Floorplaning (d) Partitioning.		
(viii)	Minimum numbe Y = ABE + CD is (a) 10	r of transistors r (b) 12	equired to imp (c) 14	olement CMOS logic (d) 16.		

Full Marks : 60

 $12 \times 1 = 12$

(ix) KL algorithm is related to (a) High Level Synthesis (b) Floorplaning (c) Logic Synthesis (d) Partitioning. (x) Most manual effort is needed in below VLSI methodology (b) standard cell based semi custom (a) full custom (c) CPLD (d) FPGA. Fill in the blanks with the correct word (xi) Full form of PLA is _____. MOS in saturation can be modelled as circuit element like _____. (xii) (xiii) LUT stands for . Technical name of 3D transistor is _____. (xiv) In Domino Logic, Output of Dynamic Gate is connected with input of _____. (xv)

Group - B

2. (a) Implement circuit of a Level-1 D-Latch using CMOS Transmission Gate (TG). [(C01)(Evaluate/HOCQ)]
(b) Implement circuit of a positive edge triggered D-Flip Flop using Level-1 D-Latch and any other digital gates. [(C01)(Evaluate/HOCQ)]
(c) Implement circuit diagram of a 2 input XNOR gate using CMOS Transmission Gate (TG). [(C01)(Evaluate/HOCQ)]

4 + 4 + 4 = 12

(a) Describe Y Chart.[(CO3)(Remember/LOCQ)](b) Implement schematic of CMOS gate which represents function f = (AB+C)'.
[(CO2)(Apply/IOCQ)](c) Evaluate Stick Diagram of the same CMOS gate.[(CO2)(Evaluate/HOCQ)]4+4+4=12

3.

Group - C

- 4. (a)Draw flow diagram of VLSI design cycle.[(CO3)(Remember/LOCQ)](b)Draw flow diagram of front end design flow.[(CO5)(Understand/LOCQ)](c)Write VHDL behavioural model for a rising edge triggered D-flip flop.[(CO4)(Apply/IOCQ)]4 + 4 + 4 = 125. (c)With the ability set of the state shows be invested by the state shows by the state sh
- 5. (a) What are differences between full custom design and std cell based semi custom design. [(CO3)(Remember/LOCQ)]
 - (b) Evaluate Euler Path solution of a CMOS gate which represents function f = (AB+C+D)'. [(CO2)(Evaluate/HOCQ)]
 - (c) Implement stick diagram of the same CMOS gate based on euler path solution. [(CO2)(Apply/IOCQ)]

Group - D

(a) Draw flow diagram of High Level Synthesis. [(CO5) (Remember/LOCQ)]
 (b) Implement BDD Diagram for function f = abc + ab'c + a'bc' + a'b'c' using Ordering of a ≤ b≤ c. [(CO5) (Evaluate/HOCQ)]
 (c) Create ROBDD Diagram and corresponding optimized Boolean expression.

[(CO5) (Evaluate/HOCQ)] **4 + 4 + 4 = 12**

- 7. (a) Write VHDL code of behavioural modelling of a 2:1 Multiplexer. [(CO4)(Apply/IOCQ)]
 - (b) Write VHDL code of behavioural modelling of a 2 input NAND Gate. [(CO4)(Apply/IOCQ)]
 - (c) Explain technology library mapping for logic synthesis.

4 + 4 + 4 = 12

[(CO5)(Analyze/IOCQ)]

Group - E

Draw flow diagram of physical layout automation. 8. (a) [(CO6)(Remember/LOCQ)] For below channel routing problem, draw Horizontal Constraint Graph (HCG) (b) and Vertical Constraint Graph (VCG) Terminal Connections are as follows: 11122563040 ----- Upper Boundary 25055330604 ----- Lower Boundary 0 means no Connection. Assume HV Layer (V = Metal 1, H = Metal 2). [(CO6)(Apply/IOCQ)] (c) Provide Optimum Channel Routing Solution for above case using the Left Edge Algorithm. [(CO6)(Evaluate/HOCQ)]

4 + 4 + 4 = 12

- 9. (a) Explain the left edge algorithm for detailed routing.
 - (b) Implement the 2 input XNOR operation using LUT of FPGA.
 - (c) Explain I-V characteristics of MOS transistor.

[(CO3)(Evaluate/HOCQ)] [(CO1)(Analyse/IOCQ)] 4 + 4 + 4 = 12

[(CO6)(Understand/LOCQ)]

Cognition Level	LOCQ	IOCQ	HOCQ
Percentage distribution	29.17	33.33	37.5

Course Outcome (CO):

6.

After the completion of the course students will be able to

- CO1. Students will learn CMOS Circuit used in Digital VLSI Domain
- CO2. Students will learn Physical Layout Design of CMOS Standard Cell
- CO3. Students will learn Digital VLSI Design Methodology
- CO4. Students will learn HDL coding
- CO5. Students will learn EDA High Level and Logic Level Synthesis Algorithms
- CO6. Students will learn EDA Physical Place and Route Automation Algorithms.

*LOCQ: Lower Order Cognitive Question; IOCQ: Intermediate Order Cognitive Question; HOCQ: Higher Order Cognitive Question.