1

B.TECH/CSE/5TH SEM/ECEN 3106/2023

ELECTRONIC DESIGN AUTOMATION (ECEN 3106)

Time Allotted : 2½ hrs

Figures out of the right margin indicate full marks.

Candidates are required to answer Group A and <u>any 4 (four)</u> from Group B to E, taking <u>one</u> from each group.

Candidates are required to give answer in their own words as far as practicable.

Group – A

1. Answer any twelve:

Choose the correct alternative for the following

- (i) Moore's law predicts the number of transistors doubles in every

 (a) 1 year
 (b) 2 years
 (c) 18 months
 (d) 6 months.
- (ii) Layout design rules specify (a) Minimum allowable linewidths for physical objects on chip (b) Minimum feature dimensions (c) Minimum allowable separations between two such features (d) All of the above. (iii) Technology Mapping in logic synthesis is an important task in (a) Technology dependent optimization (b) Logic expression optimization only (c) Expressing netlist using gate layouts from technology library (d) Both (a) & (c). Minimum number of transistors to design a 2-input XOR gate using standard (iv) CMOS technology is (a) 6 (c) 10 (d) 12. (b) 8 (v) Stick diagram represents (c) Layout (b) Circuit (a) Logic (d) Architecture. (vi) In λ -based design rule system, the minimum feature size is taken to be (b) 2λ (c) 3λ (a) λ (d) $\lambda/2$. Detailed routing includes (vii) (a) Switchbox routing (b) Channel routing
 - (c) Both (a) & (b) (d) None of (a), (b) & (c).

Full Marks: 60

$12 \times 1 = 12$

- (viii) HDL in VLSI stands for (a) Highly Decipherable Language (c) Heuristic Description Language
- (ix) BDD is a (a) Cyclic graph (c) Block diagram representation

(b) Hardware Domain Language

(d) Hardware Description Language.

- (b) Directed tree structure
- (d) None of (a), (b) & (c).
- In order to avoid meta-stability problem in clocked *D-Latch*, a valid *D*-input must (x) be stable for (a) Set up time (b) Hold time
 - (c) Both (a) & (b)

(d) None of (a), (b) & (c).

Fill in the blanks with the correct word

- The transmission gate is a ______ switch. (xi)
- Verilog is a case sensitive language. _____ (write 'True' or 'False'). (xii)
- RTL synthesis belongs to ______ synthesis part of the EDA flow. (xiii)
- The number of transistors required to implement the function (a.b+c)', using (xiv) CMOS NAND, NOR and Inverter is_
- During the physical designing step, the process of dividing an entire VLSI circuit (xv) into a number of sub-circuits is called ______.

Group - B

- Briefly explain the principle of operation of CMOS inverter with necessary 2. (a) circuit diagram. [(CO2)(Understand/LOCQ)]
 - Design a sequential circuit which obeys the following truth table: (b)

[(CO3)(Create/HOCQ)]

S	R	Q_{n+1}	$(Q_{n+1})'$	Operation
0	0	1	1	Not Allowed
0	1	1	0	Set
1	0	0	1	Reset
1	1	Q_n	$(Q_n)'$	Hold

(c) Implement the following combinational logic function using Transmission Gate (TG): F = AB + A'C' + AB'C.[(CO3)(Apply/IOCQ)]

4 + 5 + 3 = 12

3. Realize a 2X1 MUX using CMOS Transmission Gates. (a) [(CO3)(Apply/IOCQ)] Show how CMOS Transmission Gates may be used to obtain a D-latch circuit. (b) Explain its operation. [(CO3)(Apply/IOCQ)]

5 + 7 = 12

Group - C

Briefly explain the concept of technology node with proper diagram. Can we 4. (a) apply the same supply voltage (say, $V_{DD} = +1.8V$) for both 180nm and 45nm technology nodes? Justify your answer with appropriate mathematical reasoning. [(C01)(Apply/IOCQ)]

- (b) Mention the key features of standard cell based design methodology.
- (c) Distinguish between *PAL and PLA*.

[(C01)(Understand/LOCQ)] [(C01)(Apply/IOCQ)] **5 + 4 + 3 = 12**

[(CO1)(Apply/IOCQ)]

- 5. (a) Briefly describe the floorplan of *FPGA* with necessary diagram.
 - (b) Implement the following logic function using AND / OR plane PLA :

F1 = ab

F2 = bc + a'd'

F3 = a'b'c + cd + ac

(c) Mention the key features of full custom design methodology. [(C01)(Understand/LOCQ)] 4 + 5 + 3 = 12

Group - D

- 6. (a) Briefly explain the high-level synthesis flowchart. [(CO4)(Understand/LOCQ)]
 (b) Design the data flow graph and then provide the scheduling solution for the operation "(a*b*c*d)+e" with highest possible speed of design where maximum 2 multiplications (*) are allowed per cycle of clock. [(CO4)(Create/HOCQ)]
 (c) Draw the BDD for XOR function. [(CO5)(Apply/IOCQ)]
 4+5+3=12
- 7. (a) State the difference between High Level Synthesis (HLS) and Logic Synthesis of VLSI design. [(CO4)(Understand/LOCQ)]
 - (b) Construct the BDD of the function f=xy+yz+xz for the ordering x <=y <=z.

		[(CO4)(Create/HOCQ)]
(C)	Obtain the ROBDD for the same function, f.	[(CO5)(Create/HOCQ)]
		2 + 4 + 6 = 12

Group - E

8. (a) Compare global routing and detailed routing. [(CO6)(Understand/LOCQ)]
(b) Draw the Horizontal Constraint Graph (HCG) and Vertical Constraint Graph (VCG) of the given channel routing problem: [(CO6)(Create/HOCQ)]
Upper Boundary : OBDEBFG0D00 Lower Boundary : ACECEAFH0HG Here 0 means no connection. Assume, HV layer (V= Metal 1, H = Metal 2)
(c) Justify the necessity of different metal layers, if required. [(CO6)(Apply/IOCQ)]

4 + 5 + 3 = 12

- 9. (a) Draw a flow diagram and discuss the physical design steps of VLSI design.
 - [(CO6)(Remember/LOCQ)] [(CO6) (Understand/LOCQ)]

(b) Mention the objectives of floor planning.

Cognition Level	LOCQ	IOCQ	HOCQ
Percentage distribution	34.38	39.58	26.04

Course Outcome (CO):

After the completion of the course students will be able to

- ECEN 3106.1. Getting exposure to VLSI Design Cycle, Process Nodes and Design Challenges
- ECEN 3106.2. Designing of Industry Standard CMOS Combinational Digital Gates
- ECEN 3106.3. Designing of Industry Standard TG based Sequential Digital Gates
- ECEN 3106.4. Learning High Level Synthesis in EDA Flow
- ECEN 3106.5. Learning Logic Synthesis in EDA Flow and Verilog RTL.
- ECEN 3106.6. Learning Physical Place and Route in EDA Flow.

*LOCQ: Lower Order Cognitive Question; IOCQ: Intermediate Order Cognitive Question; HOCQ: Higher Order Cognitive Question.