B.TECH/ECE/7TH SEM/ECEN 4111/2022

MICROELECTRONICS AND ANALOG VLSI DESIGN (ECEN 4111)

Time Allotted : 3 hrs

Figures out of the right margin indicate full marks.

Candidates are required to answer Group A and <u>any 5 (five)</u> from Group B to E, taking <u>at least one</u> from each group.

Candidates are required to give answer in their own words as far as practicable.

Group – A (Multiple Choice Type Questions)

1.	Choo	10 × 1 = 10					
	(i)	IC Chip with 1 bi (a) GSI	illion transistor belo (b) TSI	<u> </u>	o below category VLSI	(d) ULSI.	
	(ii)	Value of 'lambda (a) 45 nm	a' in 90 nm process te (b) 90 nm		ology node is 180 nm	(d) 9 nm.	
	(iii)	(a) bacterial con	DI water is free from (a) bacterial contamination (c) particulate contamination		(b) ionic contan (d) all of the abo		
	(iv)	Due to short channel effects, the threshol (a) increases (c) remains unaltered			d voltage of a MO (b) decreases (d) goes to zero		
	(v)	Saturation regio (a) Capacitance (c) Voltage Sour	n of ideal MOS transi ce	can be modelled (b) Current Sou (d) Resistance.			
	(vi)	Most popular sca (a) constant field (c) constant ene	v is tage scaling arge scaling.				
	(vii)	vii) The performance of a current mirror circuit depends on					

Full Marks : 70


(a) channel length modulation(c) V_{th}

(b) aspect ratio(d) all of the above.

(viii) 3D transistor is created using below fabrication process (a) SOI (b) N-Well bulk CMOS (c) FinFET (d) Twin tub bulk CMOS.

(ix) Sputtering is a _____ process.
(a) chemical
(c) mechanical

(b) physical(d) electromechanical



B.TECH/ECE/7TH SEM/ECEN 4111/2022

- Switched capacitor circuit realizes (\mathbf{x})
 - (a) Capacitance (b) Resistance (c) Inductance (d) Current Source.

Group-B

- 2. (a) Explain Channel Length Modulation (CLM) in MOSFETs. [(CO1)(Understand/LOCQ)]
 - Identify the appropriate region in the drain characteristics of a MOSFET that exhibits (b) the CLM phenomenon. [(CO2)(Apply/IOCQ)]
 - Illustrate with a suitable diagram, how the capacitance of a MOSFET varies with the (C) applied gate voltage. [(CO1)(Analyze/IOCQ)]

3 + 5 + 4 = 12

- 3. (a) What is constant field scaling of MOSFETs?
 - [(CO2)(Remember/LOCQ)] Show the effects of constant field scaling on the packing density and power (b) dissipation density of MOSFETs. [(CO2)(Apply/IOCQ)]
 - For a 0.8 μ m process technology for which t_{ox}=15 nm and μ n=550 cm² /Vs. Calculate (c) Cox, kn' and the overdrive voltage required to operate the transistor (with aspect ratio to be 10) in the saturation region with $I_d = 0.2$ mA. Determine the minimum value of [(CO2)(Evaluate/HOCQ)] V_{ds} needed.

2 + 5 + 5 = 12

Group - C

Mention the uses of SiO₂ in the semiconductor fabrication industry. 4. (a)

[(CO3)(Remember/LOCQ)]

[(CO3)(Understand/LOCQ)]

- Differentiate between wet and dry oxidation. (b)
- Prove that if a SiO₂ layer is grown by thermal oxidation, the thickness of Silicon (C) consumed is 0.44 times the thickness of SiO₂. Given, the molecular weight of Si is 28.9 g/mol and the density of Si is 2.33 g/cc. The corresponding values for SiO₂ are 60.08 [(CO3)(Evaluate/HOCQ)] /mol and 2.21g/cc.

2 + 4 + 6 = 12

- 5. (a) Explain CMOS Fabrication flow step by step using self aligned N-Well process techniques. [(CO3)(Analyze/IOCQ)] [(CO3)(Analyze/IOCQ)]
 - Explain common centroid layout using an example. (b)
 - Explain Structure of FinFET transistor. (c)

6 + 3 + 3 = 12


[(CO3)(Analyze/IOCQ)]

Group - D

- Draw a flow chart to illustrate the steps of analog VLSI circuit design. 6. (a) [(CO4)(Remember/LOCQ)] Compare the large signal models of an ideal and a practical MOSFET at low (b) frequencies. [(CO4)(Analyze/IOCQ)]
 - Derive an expression to show the dependence of the transconductance on the aspect (C) ratio of a MOSFET. [(CO4)(Create/HOCQ)]

2

4 + 5 + 3 = 12



B.TECH/ECE/7TH SEM/ECEN 4111/2022

- Draw small signal high frequency model for NMOS and explain. 7. (a)
 - [(CO4)(Analyze/IOCQ)] Evaluate how diode AC resistance is dependent on NMOS transconductance when the (b) [(CO4)(Evaluate/HOCQ)] NMOS is used as diode?
 - Evaluate how $V_{DD}/2$ can be realized using NMOS based Supply Voltage (V_{DD}) Divider (C) [(CO4)(Evaluate/HOCQ)] Circuit.

4 + 4 + 4 = 12

Group - E

- 8. (a) Evaluate how basic current mirror circuit can be designed as current multiplier [(CO4)(Evaluate/HOCQ)] where $I_{out}/I_{in} = 6$. [(CO4)(Analyse/IOCQ)]
 - Explain CMOS bandgap reference circuit. (b)
 - Evaluate how cascode current sink can increase output resistance. (C)

```
[(CO4)(Evaluate/HOCQ)]
```

```
4 + 4 + 4 = 12
```

Explain level shifter circuit of GPIO transmitter (Level Up). 9. (a)

```
[(CO6)(Analyse/IOCQ)]
[(CO6)(Analyse/IOCQ)]
```

- Explain circuit of switched capacitor integrator. (b)
- Evaluate differential gain of MOS based differential amplifier with load resistance, R_D (C) and transconductance gain, g_m of MOS transistors as used as differential pair.

[(CO5)(Evaluate/HOCQ)]

2 + 4 + 6 = 12

Cognition Level	LOCQ	IOCQ	HOCQ
Percentage distribution	15.62	46.87	37.5

Course Outcome (CO):

After the completion of the course students will be able to

- 1. Understand the fundamentals of MOSFET Device Physics.
- 2. Correlate the fundamental understanding with the evolving VLSI Design Trends and Challenges.
- 3. Understand the IC Fabrication Process Flow leading to the practical realization of the

scaled MOSFETs.

- 4. Analyze MOS-based analog VLSI sub-circuits and design them namely, current mirrors, voltage, and current references.
- 5. Design MOS circuits of practical importance e.g., common-source amplifiers and differential amplifiers.
- 6. Understand and apply the knowledge of analog sampled data circuits to synthesize practical circuits such as switched- capacitor filters.

*LOCQ: Lower Order Cognitive Question; IOCQ: Intermediate Order Cognitive Question; HOCQ: Higher Order Cognitive Question