

**LOW POWER HIGH PERFORMANCE DIGITAL VLSI CIRCUIT DESIGN  
(ECEN 4221)**

**Time Allotted : 3 hrs**

**Full Marks : 70**

*Figures out of the right margin indicate full marks.*

*Candidates are required to answer Group A and  
any 5 (five) from Group B to E, taking at least one from each group.*

*Candidates are required to give answer in their own words as far as practicable.*

**Group - A  
(Multiple Choice Type Questions)**

1. Choose the correct alternative for the following: **10 × 1 = 10**
- (i) With Technology advancement via contact resistance
    - (a) increases
    - (b) decreases
    - (c) remains same
    - (d) hard to say.
  - (ii) Average wide delay is changing with Technology advancement in following way
    - (a) increasing
    - (b) decreasing
    - (c) remaining same
    - (d) increasing and then decreasing.
  - (iii) In Die Variation (IDV) means variation
    - (a) lot to lot
    - (b) inside die
    - (c) within wafer
    - (d) wafer to wafer.
  - (iv) If channel length of driver transistor is increased 2x, delay of digital gate
    - (a) decreases 2x
    - (b) increases 2x
    - (c) decreases 4x
    - (d) remains same.
  - (v) If  $P_A$  is signal probability of a input of inverter, the signal probability of inverter output is
    - (a)  $P_A$
    - (b)  $1 - P_A$
    - (c) 1
    - (d) 0.5.
  - (vi) From 65 nm onwards below power is maximum in a chip
    - (a) dynamic
    - (b) leakage
    - (c) short circuit
    - (d) contention.
  - (vii) The critical path for a design refers to
    - (a) the path having maximum delay
    - (b) the path with minimum delay
    - (c) the path with optimum delay
    - (d) the path with no delay.
  - (viii) Activity Factor is maximum for below circuit output
    - (a) memory node
    - (b) dynamic
    - (c) static
    - (d) clock.



- (b) Explain difference between pre-layout and post layout timing verifications. [[CO1](Analyze/IOCQ)]  
**6 + 6 = 12**

**Group - E**

8. (a) Briefly explain interconnect capacitance components. [[CO3](Analyze/IOCQ)]  
(b) Why driver side of a wire needs to be low resistance and receiver side of the wire needs to be low capacitance, explain using Elmore Delay model. [[CO3](Analyze/IOCQ)]  
**6 + 6 = 12**
9. (a) Write flow chart of VLSI Design and Verification Cycle. [[CO1](Remember/LOCQ)]  
(b) What is parasitic Extraction and Back Annotation? [[CO1](Understand/LOCQ)]  
**6 + 6 = 12**
- 

Cognition Level	LOCQ	IOCQ	HOCQ
Percentage distribution	37.5	37.5	25

**Course Outcome (CO):**

After the completion of the course students will be able to

1. Learn timing Verification flows
2. Learn Static Timing Analysis Method
3. Learn Interconnect Design
4. Learn Process Variation impact on design
5. Learn Dynamic Power Reduction Techniques
6. Learn Standby Power Reduction Techniques

\*LOCQ: Lower Order Cognitive Question; IOCQ: Intermediate Order Cognitive Question; HOCQ: Higher Order Cognitive Question

