

**DIGITAL VLSI DESIGN
(ECEN 3201)**

Time Allotted : 3 hrs

Full Marks : 70

Figures out of the right margin indicate full marks.

*Candidates are required to answer Group A and
any 5 (five) from Group B to E, taking at least one from each group.*

Candidates are required to give answer in their own words as far as practicable.

**Group – A
(Multiple Choice Type Questions)**

1. Choose the correct alternative for the following: **10 × 1 = 10**
- (i) According to Moore's Law, Number of Transistor per chip gets doubled in
(a) 12 Months (b) 18 Months
(c) 24 Months (d) 30 Months.
- (ii) Latest Integration Technology is
(a) LSI (b) VLSI (c) ULSI (d) GSI.
- (iii) Value of "Lambda" in 180nm Process Node is
(a) 130nm (b) 45nm (c) 180nm (d) 90nm.
- (iv) BDD is used in
(a) High Level Synthesis (b) Logic Synthesis
(c) Floorplan (d) Routing.
- (v) Minimum Number of Transistors in CMOS logic $Y = AB + CD + E$ is
(a) 10 (b) 12 (c) 14 (d) 8.
- (vi) LUT belongs to below types of Circuits
(a) Gate Array (b) CPLD (c) PLA (d) FPGA.
- (vii) KL Algorithm is related to
(a) Routing (b) Partitioning
(c) Logic Synthesis (d) High Level Synthesis.
- (viii) Most Noise Immune Logic Family is
(a) NMOS (b) Pseudo NMOS (c) Dynamic (d) CMOS.
- (ix) Most Manual Effort is needed in below VLSI Methodology
(a) FPGA (b) Gate Array
(c) Std Cell Based Semi Custom (d) Full Custom.

- (x) 0.7 Technology Scaling enables Layout area scaling of
(a) 0.7 (b) 0.49 (c) 0.45 (d) 1.4.

Group – B

2. (a) What are differences between Full Custom Design and Std Cell based Semi Custom Design ?
(b) Draw Circuit Diagram of 2 input XOR gate using CMOS Logic.
(c) Draw Circuit Diagram of 2 input XOR gate using CMOS Transmission Gate (TG).
4 + 4 + 4 = 12
3. (a) Draw VTC Curve for CMOS Inverter and show various Region
(b) Draw Domino Implementation of 8 input NOR gate
(c) Implement $f = (A + B)$ Boolean logic using Pass Transistor Logic.
3 + 4 + 5 = 12

Group – C

4. (a) Draw Circuit Diagram of a D-Latch using CMOS Transmission Gate (TG).
(b) Draw Circuit Diagram of a Positive Edge Triggered D-Flip Flop using D-Latch.
(c) Explain Euler Path solution of a CMOS gate which represents function $f = (A+BC)!$ (! Means Bar) and draw Stick Diagram of the same CMOS gate based on Euler Path Solution.
3 + 3 + (3 + 3) = 12
5. (a) Draw and explain 6-Transistor SRAM Cell Read “0” Operation
(b) Draw and explain Sense Amplifier operation for SRAM Memory?
(c) Draw and explain 1-Transistor DRAM Cell Write “1” Operation.
4 + 4 + 4 = 12

Group – D

6. (a) Write Verilog Description of a D-Latch.
(b) Write Verilog Description of a 2:1 Mux
(c) Explain the difference between behavioural and data flow Verilog model using an example.
4 + 4 + 4 = 12
7. (a) Write Notes on Logic Synthesis flow
(b) Write Notes on Physical Layout Automation.

(c) Write notes on High Level Synthesis.

4 + 4 + 4 = 12

Group – E

8. (a) What is input test pattern to detect Stuck-at-1 fault at the Output of a 2 input NAND gate?

(b) Explain D-Algorithm using an example.

6 + 6 = 12

9. (a) Draw Circuit diagram of Scan Flip Flop and explain how it works.

(b) Explain Transistor Stuck Short problem using an example.

6 + 6 = 12

Department & Section	Submission Link
ECE Sec A	https://classroom.google.com/u/1/w/Mjk5ODQ1ODk4MDM0/tc/MzY0NTM5OTM2MzQ5
ECE Sec B	https://classroom.google.com/c/Mjk4NjE0MDY4MjI2/a/MzY0NDg4MTI1NTc2/details
ECE Sec C	https://classroom.google.com/u/0/w/MzAxNTUxMTA5ODY4/tc/MzY0NjE2NjY1NjM4