B.TECH/AEIE/CSE/IT/6TH SEM/ECEN 3222/2021

DESIGNING WITH PROCESSORS AND CONTROLLERS (ECEN 3222)

Time Allotted: 3 hrs Full Marks: 70

Figures out of the right margin indicate full marks.

Candidates are required to answer Group A and <u>any 5 (five)</u> from Group B to E, taking <u>at least one</u> from each group.

Candidates are required to give answer in their own words as far as practicable.

Group – A (Multiple Choice Type Questions)

(Multiple Choice Type Questions)						
1.	Choose the correct alternative for the following:				10 × 1 = 10	
	(i)	design technology and				
		(a) system	(b) IC	(c) gaming	(d) computer.	
	(ii)	Which is not an er (a) ARM 7	nbedded processor (b) ARM 9	? (c) AMD 29050	(d) IBM 370.	
	(iii)	DMA can be used (a) Peripheral uni		ectly between memory ar flop (c) counter	nd a (d) register.	
	(iv)	An RTOS shall always have (a) time sensitive response (c) non deterministic output			(b) use of virtual memory (d) high interrupt latency.	
	(v)	How many separate address and data lines (a) 10 addresses, 16 data lines (c) 12 addresses, 16 data lines		(b) 14 addres	are needed for a RAM memory 16K × 8? (b) 14 addresses, 8 data lines (d) 12 addresses, 12 data lines.	
	(vi)	Property which do (a) random output (c) low manufactu	t		mbedded system is (b) real time output (d) low power consumption.	
	(vii)	An RTOS shall always have (a) time sensitive response (c) non-deterministic output		. ,	(b) use of virtual memory(d) high interrupt latency.	
	(viii)	 What is the basic feature of PAL? (a) Only AND array is programmable (b) Only OR array is programmable (c) Both AND and OR arrays are programmable (d) None of the above. 				

ECEN 3222 1

B.TECH/AEIE/CSE/IT/6TH SEM/ECEN 3222/2021

- (ix) A large memory is compressed into a small one by using
 - (a) LSI semiconductor

(b) VLSI semiconductor

(c) CDR semiconductor

(d) SSI semiconductor.

- (x) The locality of reference justifies the use of
 - (a) Flash memory

(b) cache memory

(c) Main memory

(d) virtual memory.

Group - B

- 2. (a) What are the characteristics of an embedded system?
 - (b) What are the design-metrics normally optimized to meet the design challenges of an embedded system?
 - (c) Illustrate the basic steps for design of a common single purpose processor design.

3 + 3 + 6 = 12

- 3. (a) State differences between
 - (i) RISC and CISC architecture
 - (ii) Von-Neumann and Harvard architecture.
 - (b) What is the working principle of a general PLD and hence derive the general structure of a typical PLD.

(4+4)+4=12

Group - C

- 4. (a) Explain use of each control bit of I²C bus protocol.
 - (b) Compare the advantages and disadvantages of data transfer using serial and parallel ports/devices.

6 + 6 = 12

- 5. (a) Explain the application of watchdog timer with a clear practical example.
 - (b) Describe using suitable diagram the flow of operation of interrupt driven I/O using fixed ISR location.

6 + 6 = 12

Group - D

- 6. (a) Explain the read write mechanism in an EPROM with diagram.
 - (b) What are the differences between "memory mapped I/O" and "standard I/O".

6 + 6 = 12

7. (a) State what are the different hardware software co design issues and how they are met.

B.TECH/AEIE/CSE/IT/6TH SEM/ECEN 3222/2021

(b) Explain briefly ARM processor architecture and memory organization with block schematic.

$$8 + 4 = 12$$

Group - E

- 8. (a) Explain with examples what is a real time system? What are differences between a RTOS and a GPOS?
 - (b) Explain Real Time classification as "hard", "firm" and "soft" with examples. Where would one categorize the "Automatic Flight Control of Airplane".

$$6 + 6 = 12$$

- 9. (a) State the principle of operation of a "keypad controller" with proper diagram.
 - (b) Write short notes on "wireless devices".

$$6 + 6 = 12$$

Department & Section	Submission Link		
AEIE, CSE, IT	https://classroom.google.com/u/0/w/MzAxNTg5NDcxNTU0/tc/MzY0NjE3MDkyMjM0		