

B.Tech/BT/CE/CHE/EE/IT/1<sup>st</sup> Sem/ECEN-1001/2015

2015

BASIC ELECTRONICS ENGINEERING

(ECEN 1001)

Time Alloted : 3 Hours

Full Marks : 70

Figures out of the right margin indicate full marks.

Candidates are required to answer Group A and any 5 (five) from Group B to E, taking at least one from each group.

Candidates are required to give answer in their own words as far as practicable

**GROUP - A**

(Multiple Choice Type Questions)

1. Choose the correct alternatives for the following : [10×1=10]
- The width of the depletion layer of a junction
    - decreases with light doping.
    - increases with heavy doping.
    - is independent of applied voltage.
    - increases under reverse bias.
  - Temperature coefficient of Zener breakdown voltage
    - is negative
    - is positive
    - has no effect
    - is none of these
  - The ripple factor of power supply is a measure of
    - its filter efficiency.
    - diode rating.
    - its voltage regulation.
    - purity of power output.

- For Self sustained oscillation the condition is
  - $A\beta > 1$
  - $A\beta < 1$
  - $A\beta = 1$
  - both (b) & (c)
- Which of the following statement is not true in case of FET?
  - It has high input impedance
  - It is noisier than bipolar transistor
  - It has large gain-bandwidth product
  - All of above
- An ideal Op-Amp has
  - infinite  $A_v$ .
  - infinite  $R_i$ .
  - zero output resistance.
  - all of the above.
- Which one of the following feedback topologies offers high input impedance?
  - Voltage Series.
  - Voltage Shunt.
  - Current Series.
  - Current Shunt.
- Fermi level of an n-type semiconductor lies
  - near the conduction band edge.
  - near the valence band edge.
  - at the middle of the band gap.
  - none of these.
- The diode in which impurities are heavily doped is
  - Varactor diode.
  - PIN diode.
  - Tunnel diode.
  - Zener diode.
- A transistor in common emitter mode has
  - a high input resistance and low output resistance.
  - a medium input resistance and high output resistance.
  - a very low input resistance and a low output resistance.
  - a high input resistance and a high output resistance.

**GROUP - B**

2. (a) What is meant by tunneling phenomenon?
- (b) Discuss how a depletion layer is formed in a P-N diode and how does it vary with biasing?
- (c) Draw V-I characteristics of P-N junction diode.
- (d) The reverse saturation current at 300K of a P-N junction diode (Ge) is  $5 \mu\text{A}$ . Find the voltage to be applied across the junction to obtain a forward current of 50mA.

**2+4+3+3 = 12**

3. (a) Compare the operation of a Full wave rectifier and a Bridge rectifier.
- (b) Determine the ripple factor and rectification efficiency of a Full wave rectifier.
- (c) A Full wave rectifier use double diode, the forward resistance of each element being 200 ohm. The rectifier supplies current to load resistance of 1000 ohm. The primary to total secondary turns ratio of the centered tapped transformer is 1 : 3. The transformer primary is fed from a supply of 240 V (rms).

Find (i) the DC load current (ii) the diode current in each diode (iii) the ripple voltage across the load resistance (iv) the efficiency of rectification.

**4+3+5 = 12**

**GROUP - C**


4. (a) Explain the mechanism of current flow in a PNP transistor. Why is the collector current slightly less than emitter current?

(b) Define  $\alpha$  and  $\beta$ . Show that  $\beta = \frac{\alpha}{(1-\alpha)}$

- (c) Why Common emitter configuration is mainly used?
- (d) The reverse saturation current in NPN transistor in Common Base configuration is  $15.5 \mu\text{A}$ . For an emitter current of 4 mA, collector current is 2.47 mA. Find the value of current gain and base current.

**4+2+2+4 = 12**

5. (a) What do you understand by transistor biasing? Name the different methods used for transistor biasing.
- (b) What do you mean by thermal runaway?
- (c) Draw the circuit diagram of Self Emitter bias and explain why it has better stability?
- (d) Calculate VCE and Ic in the circuit given below. Assume  $V_{BE} = 0.7\text{V}$  and  $\beta = 50$ .



**2+2+4+4 = 12**

**Group - D**


6. (a) Define the three FET parameters  $g_m$ ,  $r_d$  and  $\mu$ . Prove that  $\mu = g_m \cdot r_d$
- (b) Discuss the similarities and differences between JFET and MOSFET with regard to their construction and applications.
- (c) What do you mean by a pinch-off condition of JFET?

**4+5+3 = 12**


7. (a) Differentiate between enhancement type and depletion type MOSFET. What do you mean by the threshold voltage?
- (b) Draw an n channel enhancement type MOSFET diagram with proper biasing.
- (c) Explain why the channel is tapered towards drain terminal of an enhancement type MOSFET. **(3+2)+3+4 = 12**

**GROUP - E**

8. (a) Determine the voltage gain for the circuit shown in fig. below with  $R_F = 100 \text{ K}\Omega$  and  $R_1 = 10 \text{ K}\Omega$ .




- (b) Determine the output voltage ( $V_{out}$ ) of the circuit below.



- (c) Show that different feedback topologies with block diagrams for each. **3+3+6 = 12**

9. (a) Discuss the effect of positive feedback amplifier. State and explain the Barkhausen criterion.
- (b) Explain virtual ground concept of an OPAMP. Define the terms CMRR and Slew Rate.
- (c) Find the voltage output of the following circuit.



**4+4+4 = 12**