

**DIGITAL VLSI DESIGN
(ECEN 3201)**

Time Allotted : 3 hrs

Full Marks : 70

Figures out of the right margin indicate full marks.

***Candidates are required to answer Group A and
any 5 (five) from Group B to E, taking at least one from each group.***

***Candidates are required to give answer in their own words as far as
practicable.***

**Group – A
(Multiple Choice Type Questions)**

1. Choose the correct alternative for the following: **10 × 1 = 10**

- (i) VLSI technology uses _____ to form integrated circuit
 - (a) transistors
 - (b) switches
 - (c) diodes
 - (d) buffers
- (ii) In Pseudo-nMOS logic, n transistor operates in
 - (a) cut off region
 - (b) saturation region
 - (c) resistive region
 - (d) linear region.
- (iii) According to Moore's Law, Number of Transistor per chip gets doubled in
 - (a) 12 Months
 - (b) 18 Months
 - (c) 24 Months
 - (d) 30 Months.
- (iv) Latest Integration Technology is
 - (a) LSI
 - (b) VLSI
 - (c) ULSI
 - (d) GSI.
- (v) The noise immunity _____ with noise margin
 - (a) increases
 - (b) decreases
 - (c) remains constant
 - (d) remains independent
- (vi) Stick diagrams are those which convey layer information through
 - (a) thickness
 - (b) colours
 - (c) layers
 - (d) shapes.
- (vii) Value of "Lambda" in 130nm Process Node is
 - (a) 130nm
 - (b) 65nm
 - (c) 180nm
 - (d) 100nm.

- (b) Logic Synthesis
(d) Routing.

(b) Partitioning
(d) High level synthesis.

- $$4 + 4 + 4 = 12$$

- $$(2 + 2) + 4 + 4 = 12$$

$$3 + 3 + (3 + 3) = 12$$

- $$3 + 3 + (3 + 3) = 12$$

- $$4 + 3 + 5 = 12$$

$$(2 + 4) + 4 + 2 = 12$$

- $$(2 + 4) + 4 + 2 = 12$$

- $$4 + 6 + 2 = 12$$

- 5 + 5 + 2 = 12**

- 6 + 6 = 12**