#### B.TECH/ECE/4TH SEM/ECEN 2002/2019

## DIGITAL ELECTRONICS (ECEN 2002)

Time Allotted : 3 hrs

Full Marks : 70

Figures out of the right margin indicate full marks.

*Candidates are required to answer Group A and <u>any 5 (five)</u> from Group B to E, taking <u>at least one</u> from each group.* 

# Candidates are required to give answer in their own words as far as practicable.

## Group – A (Multiple Choice Type Questions)

1.	Choose	the correct alternat	he correct alternative for the following:				
	(i)	Which one of the following is a wei (a) 2421 (c) Gray			Jhted code? (b) Excess-3 (d) None of these.		
	<ul><li>(ii) The code used for labelling cells of (a) natural BCD</li><li>(c) Gray</li></ul>			of the K-map is (b) Hexadecimal (d) Octal.			
	(iii)	<ul> <li>(iii) The terms which cannot be combined are called <ul> <li>(a) redundant prime implicants</li> <li>(c) essential prime implicants</li> </ul> </li> <li>(iv) The 2's complement representation of (a) 101100 <ul> <li>(c) 101101</li> </ul> </li> <li>(v) In which of the following adder ci eliminated? <ul> <li>(a) Carry-look ahead adder</li> <li>(c) Parallel-adder</li> </ul> </li> </ul>			(b) prime implicants		
	(iv)				of (-19) <sub>10</sub> is (b) 101110 (d) none of these.		
	(v)				circuits is the carry ripple delay (b) Full-adder (d) Half-adder		
	(vi)	(a) 2 (23) <sub>10</sub> , then the value of (b) 3		x is (c) 4	(d) 5.		
	(vii)	Master-slave configuration is used in flip-flop to (a) increase its clocking rate (b) reduce power dissipation					
E	CEN 2002			יוו (מ)	i inprovents renability.		

#### B.TECH/ECE/4TH SEM/ECEN 2002/2019

	Group - B							
(x)	In general, a sequential logic circuit consists of (a) only flip-flops (b) only gates (c) flip-flops and combinational logic circuits (d) only combinational logic circuits.							
(ix)	The number of f	lip-flops requirec	l for a mod-16 rin	g counter is				
	(a) 4	(b) 8	(c) 15	(d) 16.				
(viii)	To add two m-bi	it numbers, the n	umber of required	half adder is				
	(a) 2m-1	(b) 2m	(c) 2 <sup>m</sup>	(d) 2m+1.				

- 2. (a) Simplify the Boolean function using K-map  $f(A, B, C, D) = \sum m(0, 1, 4, 5, 9, 11, 14, 15) + \sum d(10, 13).$ 
  - (b) Subtract (-9) from (+12) in 2's complement system

7 + 5 = 12

- 3. (a) Simplify the following function using tabular method  $f(A, B, C, D) = \sum m(0, 4, 7, 9, 13, 15) + \sum d(10, 14).$ 
  - (b) Write the decimal equivalent codes for the flowing canonical POS function  $f(X, Y, Z) = (X + Y + \overline{Z})(X + \overline{Y} + \overline{Z})(X + Y + Z)(\overline{X} + Y + \overline{Z})(\overline{X} + \overline{Y} + \overline{Z}).$
  - (c) Perform the following conversion
    - (i) (1011011110100101.001111)<sub>2</sub> to HEX
    - (ii) (1001010011.10010101)<sub>2</sub> to Octal.

6 + 3 + 3 = 12

# Group - C

- 4. (a) Design a 16:1 multiplexer using 8:1 multiplexers and necessary logic gates.
  - (b) What are the difference between Decoder and Demultiplexer?
  - (c) Design a 4-to-16 Decoder from Two 3-to-8 Decoders.

5 + 3 + 4 = 12

5. (a) Use a 4X1 Multiplexer to implement the logic function  $F(A, B, C) = \sum m(1, 2, 4, 7)$ 

# B.TECH/ECE/4TH SEM/ECEN 2002/2019

- (b) Realize a half-Adder using only NAND gates.
- (c) What are RAM and ROM?

5 + 4 + 3 = 12

# Group - D

- 6. (a) Design a JK flip-flop using S-R flip-flop.
  - (b) What is the difference between a latch and an edge triggered flip-flop?
  - (c) Explain the working principle of SERIAL-IN, PARALLEL-OUT shift register with suitable logic diagram.

5 + 3 + 4 = 12

- 7. (a) Design a decade counter using J-K flip-flop.
  - (b) Draw the circuit diagram of a bidirectional shift register using D flipflop and explain the same.

6 + 6 = 12

## Group - E

- 8. (a) Draw a neat diagram of an R-2R ladder type DAC and explain its operation.
  - (b) Describe the basic principle of Successive Approximation Method for A/D Converter.
  - (c) Define the following parameters of DACs (i) Resolution (ii) Step Size.

5 + 5 + 2 = 12

- 9. Write short notes on any *three* of the followings:
  - (i) Flash-type ADC
  - (ii) EEROM
  - (iii) CMOS
  - (iv) Tri-state gates in TTL family
  - (v) Single bit comparator.

4 + 4 + 4 = 12