#### B.TECH/AEIE/4<sup>TH</sup> SEM/AEIE 2201/2019

### DIGITAL ELECTRONIC CIRCUITS (AEIE 2201)

Time Allotted : 3 hrs

Full Marks: 70

Figures out of the right margin indicate full marks.

Candidates are required to answer Group A and <u>any 5 (five)</u> from Group B to E, taking <u>at least one</u> from each group.

Candidates are required to give answer in their own words as far as practicable.

### Group – A (Multiple Choice Type Questions)

- 1. Choose the correct alternative for the following:  $10 \times 1 = 10$ 
  - (i) A 3-bit adder circuit requires \_\_\_\_\_.
    (a) two full adder and two half adders (b) three full adders
    (c) two full adder and one half adders (d) one full adder and two half subtractors.
  - (ii) The logic function  $\overline{XYZ} + \overline{XYZ} + \overline{XY}$  is equivalent to (a) X + YZ (b)  $\overline{XZ} + \overline{XY}$ (c)  $\overline{XZ} + \overline{Y}$  (d)  $\overline{Y} + \overline{XZ}$
  - (iii) Gray equivalent of the binary code 111001 is (a) 101101 (b) 100110 (c) 101110 (d) 110011.
  - (iv) A buffer can be realized by a 2- input X-OR gate when
    (a) both inputs are at logic 1
    (b) one input is at logic 0
    (c) one input is at logic 1
    (d) both inputs are at logic 0.
  - (v) A D-flip flop can be realized through using S-R flip flop by
    (a) connecting S and R input together
    (b) connecting S and R input together
    - (b) connecting S and R input through an XOR gate  $% \mathcal{A}(\mathcal{A})$
    - (c) connecting S and R input through an inverter
    - (d) none of the above.
  - (vi) Toggle state in a J-K flip-flop occurs at

(a) $J = K = 0$	(b) J = 1, K = 0
(c) J = 0, K = 1	(d) $J = K = 1$ .

 B.TECH/AEIE/4<sup>TH</sup> SEM/AEIE 2201/2019

(viii)	) How many flip-flo (a) 3	ops are required to m (b) 8	ake a mod-9 counter? (c) 9	(d) 4.
(ix)	In PLA design, we need (a) fixed AND array and programmable OR array (b) fixed AND and OR array (c) programmable AND and OR array (d) programmable AND array and fixed OR array.			
(x)	The logic circuit h (a) TTL	aving lowest propag (b) ECL	ation delay is (c) CMOS	(d) DTL.

## Group – B

- 2. (a) Design a 4-bit full adder circuit using carry look ahead adder (CLA) logic. Write down the advantage of this circuit over normal adder circuit.
  - (b) What is the difference between combinational and sequential circuit? (6+3)+3=12
- 3. (a) Subtract (6-15) using 5-bit signed binary number representation.
  - (b) Minimize the logic function
     Y(A, B, C, D, E) = ∑m(1, 2, 3, 5, 7, 11, 13, 17, 19, 23, 29, 31) by using Karnaugh map.

4 + 8 = 12

# Group – C

- 4. (a) Design a 4-bit Gray to binary code converter.
  - (b) Realize an 8:1 multiplexer by using 2:1 multiplexers.

7 + 5 = 12

- 5. (a) Design a full adder circuit using 4:1 multiplexers.
  - (b) Design a T- flip flop with truth table by using only NAND gates.

8 + 4 = 12

## Group - D

- 6. (a) Design a modulo-16 synchronous counter and explain with output waveforms.
  - (b) Design an asynchronous counter to start the count at 3 and stop the count at 7 and start the count again from 3.

6 + 6 = 12

1

AEIE 2201

2

B.TECH/AEIE/4<sup>TH</sup> SEM/AEIE 2201/2019

- 7. (a) Design a ripple counter to start the count at 3 and stop the count at 12 and start the count again from 3.
  - (b) Write short note on Ring counter.

8 + 4 = 12

# Group – E

- 8. (a) Implement the given functions using programmable logic array (PLA)  $X(a,b,c,d) = \sum m(0,2), Y(a,b,c,d) = \sum m(4,6,12,14) \text{ and } Z(a,b,c,d) = \sum m(4,6,8,10).$ 
  - (b) Write short notes on successive approximation type ADC and R-2R Ladder type DAC.

6 + 3 + 3 = 12

- 9. (a) Implement the following logic functions using PROM. A =  $\sum m(0,2,4,6,8)$ , B =  $\sum m(1,3,5,7)$ 
  - (b) Design a NOR gate using CMOS logic.

7 + 5 = 12