#### B.TECH/ECE/5<sup>TH</sup> SEM/ECEN 3103/2016

(viii) Switched Capacitor Circuit Realizes(a) capacitance(c) inductance

(b) resistance (d) current Source.

- (ix) DIBL can be mitigated by
  (a) making the junction depth shallow
  (b) increasing the doping concentration
  (c) both (a) and (b)
  - (d) none of the above.

### Group - B

- 2. (a) Derive the drain current equation of a PMOS (E-type). Design a 2mA current source using following parameter:  $k_n=150\mu A/V^2$ ,  $V_{th,n}=0.46V$  and W/L=3/0.65.
  - (b) What do you mean by scaling of a MOSFET? Describe different type of scaling that can be applied in VLSI device design.

(5+3)+4=12

- 3. (a) Explain the accumulation, depletion, and inversion condition of a MOS capacitor. Assume the semiconducting material is a p-type material.
  - (b) Derive the threshold voltage expression of the above said MOS capacitor. What is the effect of substrate bias on threshold voltage of a MOSFET? Show with proper expression.

6 + (3 + 3) = 12

## Group – C

- 4. (a) Draw a complete the small signal equivalent model of a NMOS. Describe and derive the expressions of each component of it. Find the small signal equivalent model of the NMOS when change in  $i_D$  is  $2\mu A$  and  $V_{GS}$  is 0.3V. Assume the MOSFET is having the following parameters:  $\beta=95 \ \mu A/V^2$ ,  $V_{GS}=0.5V$ ,  $V_{th,n}=0.2V$ ,  $V_{DS}=1V$  and  $V_{BS}=0V$ .
  - (b) Design the following voltage divider circuit to produce  $V_{dd}/3$  at node A and  $V_{dd}/4$  at node B.





- 5. (a) Explain CMOS Fabrication flow step by step using self aligned N Process Techniques.
  - (b) Draw Structure of SOI and FINFET Transistor.

**8 +** 4

# Group – D

- 6. (a) What are design Steps for Analog VLSI Flow?
  - (b) Draw Large Signal Models for NMOS.
  - (c) What is Transconductance and on what parameters does it dep **3 + 4 +** !





Give the differential gain and output impedance expression above shown circuit.

ECEN 3103

#### B.TECH/ECE/5<sup>TH</sup> SEM/ECEN 3103/2016

- (b) Why do we require compensesation in CMOS OPAMP circuit.
- (c) Explain about CMOS sample and Hold circuit with neat waveforms. 6+3+3=12

## Group – E

- 8. (a) Explain Basic Current Mirror Circuit.
  - (b) What is advantage of using cascode Current Mirror?
  - (c) Explain CMOS bandgap reference circuits.

3 + 4 + 5 = 12

- 9. (a) What is  $\lambda$ -based design? What are its merits and demerits?
  - (b) What is twin tub process?
  - (c) Differentiate between dry and wet oxidation. Write down the corresponding chemical equations.
  - (d) What is chemical etching?

4 + 2 + (1 + 2) + 3 = 12

### B.TECH/ECE/5<sup>TH</sup> SEM/ECEN 3103/2016

## MICROELECTRONICS & ANALOG VLSI DESIGN (ECEN 3103)

Time Allotted : 3 hrs

1.

Full Marks : 70

Figures out of the right margin indicate full marks.

Candidates are required to answer Group A and <u>any 5 (five)</u> from Group B to E, taking <u>at least one</u> from each group.

Candidates are required to give answer in their own words as far as practicable.

### Group – A (Multiple Choice Type Questions)

Choose the correct alternative for the following:				$10 \times 1 = 10$
(i)	According to Mo doubled in	ore's Law, Nu	umber of Transistor	per chip gets
	(a) 16 Months	(b) 18 Months	(C) 24 Months	(d) 30 Months.
(ii)	If it is required to reduce both the output impedance and the input impedance of an amplifier, what type of feedback will you use? (a) Negative (b) Positive (c) Negative followed by positive (d) Positive followed by negative.			
(iii)	Value of "Lambda' (a) 130nm	' in 130nm Pro (b) 65nm	cess Node is (c) 90nm	(d) 100nm.
(iv)	Saturation Region of Ideal MOS Transistor can be modelled as(a) resistance(b) capacitance(c) current Source(d) voltage Source.			
(v)	Photoresist is a compound.			
	(a) radiation-sens (c) radiative	itive	(b) radiatio (d) non-rad	n-insensitive iative.
(vi)	3D Transistor is created using which of the following Fabrication Process?			
	(a) SOI		(b) Planner	
	(c) FINFET		(d) None of	above.
(vii)	The threshold voltage voltage in SCE			
	<ul><li>(a) shifts towards</li><li>(b) remains same</li></ul>	lower	(b) shifts to (d) none of	wards higher the above.

ECEN 3103