



**B.TECH/CSE/4<sup>TH</sup> SEM /CSEN 2203/2016**

- (b) Explain the fundamental difference in interprocessor communication mechanism between a multiprocessor and a multicomputer system.
- (c) Point out the essential differences between Control Flow and Data Flow machines.

**6 + 3 + 3 = 12**

**B.TECH/CSE/4<sup>TH</sup> SEM /CSEN 2203/2016  
2016**

**COMPUTER ARCHITECTURE  
(CSEN 2203)**

**Time Allotted : 3 hrs**

**Full Marks : 70**

***Figures out of the right margin indicate full marks.***

***Candidates are required to answer Group A and any 5 (five) from Group B to E, taking at least one from each group.***

***Candidates are required to give answer in their own words as far as practicable.***

**Group - A  
(Multiple Choice Type Questions)**

1. Choose the correct alternatives for the following: **10 × 1 = 10**
- (i) The performance of a pipelined processor suffers if  
(a) the pipeline stages have different delays  
(b) consecutive instructions are dependent on each other  
(c) the pipeline stages share hardware resources  
(d) all of these.
- (ii) The number of cycles required to complete n tasks with k stage pipeline is  
(a)  $k+n-1$  (b) k (c)  $nk+1$  (d) none of these.
- (iii) There is a pipeline with 4 stages. The number of instructions is 40. What will be the approximate speed-up of this circuit?  
(a) 1 (b) 2 (c) 3 (d) 4.
- (iv) The prefetching is a solution for  
(a) data hazard (b) structural hazard  
(c) control hazard (d) none of these.
- (v) A 64 input Omega Network requires how many stages of  $2 \times 2$  switches?  
(a) 6 (b) 64 (c) 8 (d) 4.

**B.TECH/CSE/4<sup>TH</sup> SEM /CSEN 2203/2016**

3. (a) WAR and WAW hazards cannot occur in plain vanilla pipeline - why? What is a very necessary precondition for occurrence of these types of hazards?
- (b) Explain what is meant by a Static and a Dynamic pipeline. Can you have a static pipeline which is multifunctional? Can you have a dynamic pipeline which implements a single function only? Explain briefly.
- (c) How can hazard occur in executing the following set of instructions?  
 I1: MOV R1,A;            [A] <- (R1)  
 I2: ADD R2,R3;           R3 <- (R3) + (R2)  
 I3: SUB R4,R5;           R5 <- (R4) - (R5)  
 I4: NOP  
 All the symbols have their usual meanings. You may assume a pipeline unit consisting of four stages.
- (d) "Instruction execution throughput increases in proportion with the number of pipeline stages". Is it true? Justify your statement.  
**3 + 3 + 3 + 3 = 12**

**Group - C**

4. (a) Explain Multistage implementation of a Cube Network with a suitable diagram.
- (b) Consider the following program: (assume Opcode <src>,<dest> format):  
*Add R3, R2*  
*Sub R3,R4*  
*Add R2,R1*  
*Mov R1,[R4] ; writes to memory location*  
                                   *;pointed to by R4*  
*Jnz R1, ThisPlace*  
 :::            :::  
*ThisPlace: <some code>*  
 Assuming a delay slot value of 3, rewrite the code to exploit the Delayed Branching mechanism. Explain briefly how performance is improved because of application of the above technique.
- (c) Explain why Memory-to-Memory architecture is not possible in a Array or Vector Processor Architecture.  
**4 + 5 + 3 = 12**

**B.TECH/CSE/4<sup>TH</sup> SEM /CSEN 2203/2016**

3. (a) WAR and WAW hazards cannot occur in plain vanilla pipeline - why? What is a very necessary precondition for occurrence of these types of hazards?
- (b) Explain what is meant by a Static and a Dynamic pipeline. Can you have a static pipeline which is multifunctional? Can you have a dynamic pipeline which implements a single function only? Explain briefly.
- (c) How can hazard occur in executing the following set of instructions?  
 I1: MOV R1,A;            [A] <- (R1)  
 I2: ADD R2,R3;           R3 <- (R3) + (R2)  
 I3: SUB R4,R5;           R5 <- (R4) - (R5)  
 I4: NOP  
 All the symbols have their usual meanings. You may assume a pipeline unit consisting of four stages.
- (d) "Instruction execution throughput increases in proportion with the number of pipeline stages". Is it true? Justify your statement.  
**3 + 3 + 3 + 3 = 12**

**Group - C**

4. (a) Explain Multistage implementation of a Cube Network with a suitable diagram.
- (b) Consider the following program: (assume Opcode <src>,<dest> format):  
*Add R3, R2*  
*Sub R3,R4*  
*Add R2,R1*  
*Mov R1,[R4] ; writes to memory location*  
                                   *;pointed to by R4*  
*Jnz R1, ThisPlace*  
 :::            :::  
*ThisPlace: <some code>*  
 Assuming a delay slot value of 3, rewrite the code to exploit the Delayed Branching mechanism. Explain briefly how performance is improved because of application of the above technique.
- (c) Explain why Memory-to-Memory architecture is not possible in a Array or Vector Processor Architecture.  
**4 + 5 + 3 = 12**

**B.TECH/CSE/4<sup>TH</sup> SEM /CSEN 2203/2016**

5. (a) What do you mean by the perfect shuffle operation? How is the Omega NW configured to implement the perfect shuffle operation?
- (b) Implement data routing logic of SIMD architecture to compute  

$$s(k) = \sum_{i=0}^k A_i \text{ for } k = 0, 1, 2, \dots, N-1.$$
- (c) Why do we need masking mechanism in SIMD array processors?  
**(2+2) + 5 + 3 = 12**

**Group - D**

6. (a) With simple diagram explain data flow architecture. Compare with Control Flow architecture.
- (b) Draw data flow graph for the following set of instructions:  
 $X = A+B$   
 $Y=X/B$   
 $Z=A*X$   
 $M=Z-Y$   
 $N=Z*X$   
 $P=M/N$
- (c) Explain register to register architecture.  
**5 + 4 + 3 = 12**

7. (a) A 50 MHz processor was used to execute a program with the following instruction mix and clock cycle counts :

Instruction Type	Instruction Count	Clock Cycle Count
Integer Arithmetic	50000	2
Data Transfer	70000	3
Floating point arithmetic	25000	1
Branch	4000	2

Calculate the effective CPI, MIPS rate and execution time for this program

- (b) Using multiple functional pipeline units you can avoid structural hazards - explain briefly. How is this concept used very effectively in constructing superscalar processors?

**B.TECH/CSE/4<sup>TH</sup> SEM /CSEN 2203/2016**

5. (a) What do you mean by the perfect shuffle operation? How is the Omega NW configured to implement the perfect shuffle operation?
- (b) Implement data routing logic of SIMD architecture to compute  

$$s(k) = \sum_{i=0}^k A_i \text{ for } k = 0, 1, 2, \dots, N-1.$$
- (c) Why do we need masking mechanism in SIMD array processors?  
**(2+2) + 5 + 3 = 12**

**Group - D**

6. (a) With simple diagram explain data flow architecture. Compare with Control Flow architecture.
- (b) Draw data flow graph for the following set of instructions:  
 $X = A+B$   
 $Y=X/B$   
 $Z=A*X$   
 $M=Z-Y$   
 $N=Z*X$   
 $P=M/N$
- (c) Explain register to register architecture.  
**5 + 4 + 3 = 12**

7. (a) A 50 MHz processor was used to execute a program with the following instruction mix and clock cycle counts :

Instruction Type	Instruction Count	Clock Cycle Count
Integer Arithmetic	50000	2
Data Transfer	70000	3
Floating point arithmetic	25000	1
Branch	4000	2

Calculate the effective CPI, MIPS rate and execution time for this program

- (b) Using multiple functional pipeline units you can avoid structural hazards - explain briefly. How is this concept used very effectively in constructing superscalar processors?