B.TECH/CSE/5 TH SEM/AEIE 3105/2016 MICROPROCESSORS & MICROCONTROLLERS (AEIE 3105)				
		(ix)	What is the BSR control word to set PC_4 ?(a) 09_H (b) 07_H (c) 04_H (d) 05_H .	
Time Allotted : 3 hrsFull Marks : 70		(x)	The number of T-States required for MOV B, M is (a) 4 (b) 7 (c) 10 (d) none of them.	
Figures out of the right margin indicate full marks. Candidates are required to answer Group A and <u>any 5 (five)</u> from Group B to E, taking <u>at least one</u> from each group. Candidates are required to give answer in their own words as far as practicable.				
		2. (a)	Group – B What are the functions of ALE, HOLD, <i>INTA</i> of 8085 microprocessor?	
		 (b) Calculate the time delay for the following loop in 8085 microprocessor. Assuming that the frequency = 2MHZ. LXI D 238_H L1: DCX B 	Calculate the time delay for the following loop in 8085 microprocessor.	
Group – A (Multiple Choice Type Questions)				
1. Choos	e the correct alternative for the following:	10 × 1 = 10		MOV A, C ORA D
(i)	If A_0 , A_1 pins of 8255 are 00, which port is selected (a) port A (b) port B (c) port C (d)	none of these.		JNZ L1 6+6=12
(ii)	 8259 is a (a) programmable interrupt controller (b) DMA controller (c) programmable keyboard display controller (d) programmable counter. 		3. (a)	How many hardware interrupts are there in 8085? Explain with block diagram.
			(b)	Draw the timing diagram of MVI M, $9E_{\rm H}$. 6 + 6 = 12
(iii)	Which of the following is invalid instruction? (a) STAX H (b) XCHG (c) ADC M (d)) LHLD 1234H.		Group – C
(iv)	Among the following which one have 20 address lines?		4. (a)	Draw the timing diagram for Opcode-fetch cycle.
	(a) 8251 (b) 8051 (c) 8086	(d) 8255.	(b)	An $8k \times 8$ RAM is interfaced with 8085A using a NAND gate decoder
(v)	In 8086 how many flag bits are there in flag register?	ag register?		address is 4000H.
(vi)	In order to enable TRAP, which of the following i	ring instruction are	(c)	Write down a program to generate first 10 values in a Fibonacci Series.
	needed? (a) EI (b) SIM (c) EI & SIM (d)	None of these.		4 + 2 + 6 = 12
(vii)	In 8085, RST 1 is – (a) Ending Instruction (b) Vectored	l Interrupt	5. (a)	What are the main feature performed by BIU, EU units of 8086 microprocessor?
	(c) S/w Interrupt (d) None of	(d) None of the above.		How is pipeline achieved in 8086 microprocessor? Describe the min
(viii)	Instruction register holds (a) flag condition (c) instruction address (d) hex code	3		and max mode signal of 8086 microprocessor. $4 + (4 + 4) = 12$
AEIE 3105	1	~	AEIE 3105	2

B.TECH/CSE/5TH SEM/AEIE 3105/2016

Group – D

- 6. (a) Discuss on memory organization of 8051 microcontroller.
 - (b) What area the different available addressing modes in case of 8051.
 - (c) Explain the timer with mode 0 and mode 1.

4 + 4 + 4 = 12

- 7. (a) Differentiate between RISC and CISC architecture. Which of the these architecture is followed in PIC microcontroller? How many instructions are there in the instruction set of PIC 16F84?
 - (b) Describe the bit significance of TMOD register in 8051 Microcontroller.
 - (c) Describe the significance of following pins of 8051 Microcontroller (*Any two*):
 XTAL1-XTAL2, P0.0-P0.7, *EA* / VPP.

(2 + 1 + 1) + 4 + 4 = 12

Group – E

- 8. (a) Describe the purpose of various bits of port-C of an 8255A when port A and port B both are set as i/p port in mode 1.
 - (b) Describe the control word bit significance for BSR mode.
 - (c) Write short notes on DMAc 8237A.

6 + 2 + 4 = 12

9. (a) Interface two 3k*8 RAM with 8085 microprocessor by using IC 74138 decoder such that the starting address to them are 8000H and 9000H respectively.

Calculate the memory chip needed to design 8kb memory if the memory size is of 1024*1 bit.

(b) Difference between memory mapped I/O, and peripheral mapped I/O.

(6+2)+4=12