M.TECH/VLSI/1ST SEM /VLSI 5102/2015 2015

Digital IC Design (VLSI 5102)

Time Allotted: 3 hrs

Full Marks: 70

Figures out of the right margin indicate full marks.

Candidates are required to answer Group A and any 5 (five) from Group B to E, taking at least one from each group.

Candidates are required to give answer in their own words as far as practicable.

Group -	A		
(Multiple Choice Type			
1. Choose the correct alternatives for the following	: 10:	x 1 = 10	
(i) Value of "Lambda" in 0.5μm Technology is			
(a) 0.25μm (b) 0.5μm	(c) 1µm (d) 0.125	μm.	
(1) 11 10 10 1 P 11 P 11			
(ii) Ideal Current Source has Resistance of value	(c) 100 K ohm (d) 100 c	hm	
(a) 0 ohm (b) Infinite	(c) 100 K ohm (d) 100 c	<i>/</i> 11111.	
(iii) The output of Physical Design is			
(a) Logical Netlist	(b) Circuit Diagram		
(c) RTL	(d) Layout.		
(iv) BDD is used in			
(a) high Level Synthesis	(b) logic synthesis		
(c) floor-plan	(d) routing.		
(c) noor-plan	(u) routing.		
(v) For a Standard Cell Layout			
(a) width is fixed	(b) height is fixed		
(c) both height and width are fixed	(d) none of above.		
(vi) LUT belongs to Circuits			
(a) Gate Array	(b) CPLD		
(c) Full Custom	(d) FPGA.		
(vii) KL Algorithm is related to			
(a) routing	(b) partitioning		
(c) logic Synthesis	(d) high level synthesis.		
(viii) NMOS Transistor in linear region can be mo	odelled as		
(a) resistance	(b) current source		
(c) short Circuit	(d) voltage source.		

SI 5102/2015	5		
			(d) 10.
			(d) 0.6.
Gr	oup – B		
citance Compo	nents of a M	OS Transistor	?
ansfer Curve) o	f CMOS Inve	erter	
erter will chang	ge if Width o	f PMOS is incr	reased?
$V_{\rm OH} = 5V$, $V_{\rm OL} = 0$	$V_{IH} = 3.5$	V, V _{IL} = 2V. W	
			4 + 3 + 3 + 2 = 12
inverter using	Standard Ce	ell Layout Top	pology and show all the
ce between "M	icron based	l Design Rule	e" and "Lambda Based
ick Diagram of	3 input NOR	gate.	4+3+5=12
Gr	oup – C		
Physical Layou	t Automatio	n.	
t Graph (VCG). - Upper Bounda - Lower Bounda - ction.	Terminal Co ary ary		
nnel Routing S	olution for a	bove case usin	ng Left Edge Algorithm 2 + 5 + 5 = 12
Design.			
	ransistors in Cl b) 6 enables Layout b) 0.5 Gr citance Componansfer Curve) of erter will change of the componant of the component of the comp	enables Layout area scaling b) 0.5 (c) Group - B citance Components of a M ansfer Curve) of CMOS Inverter will change if Width of OH = 5V, Vol = 0V, VIH = 3.5 inverter using Standard Color the between "Micron based ick Diagram of 3 input NOR Group - C Physical Layout Automation Problem given below, draw at Graph (VCG). Terminal Color Upper Boundary Lower Boundary ction. (V = Metal 1, H = Metal 2) Innel Routing Solution for a	ransistors in CMOS logic Y = AB + CD is b) 6 (c) 8 enables Layout area scaling of b) 0.5 (c) 0.4 Group - B citance Components of a MOS Transistor ansfer Curve) of CMOS Inverter. erter will change if Width of PMOS is increased as a scaling of components of a MOS Transistor ansfer Curve) of CMOS Inverter. erter will change if Width of PMOS is increased as a scaling of a scalin

(b) Draw Flow Diagram of VLSI Design Cycle.

(c) Draw Flow Diagram of Front End Design Flow.

M.TECH/VLSI/1ST SEM /VLSI 5102/2015

(d) Write VHDL behavioural model for a D-Flip Flop.

3+3+3+3=12

Group - D

- 6.(a) Write VHDL code of Behavioural Modelling of a 4 input NAND gate.
 - (b) Draw Flow Diagram of High Level Synthesis.
 - (c) Explain ASAP and ALAP Scheduling Algorithm

3+4+5=12

- 7.(a) Draw flow diagram of High Level Synthesis.
 - (b) Draw flow diagram of Logic Synthesis.
 - (c) Draw BDD Diagram for function f = abc + ab'c + a'bc' + a'b'c' using Ordering of $a \le b \le c$.
 - (d) Create ROBDD Diagram and corresponding optimized Boolean expression.

4+3+3+2=12

Group - E

- 8.(a) What are differences between Full Custom Design and Standard Cell based Semi Custom Design?
 - (b) Explain Euler Path solution of a CMOS gate which represents function f = (AB+C+DE)! (! Means Bar)
 - (c) Draw Stick Diagram of the same CMOS gate based on Euler Path Solution.

3+4+5=12

- 9. Write short notes on the following:
 - (i) Left Edge Algorithm for Detailed Routing
 - (ii) FPGA
 - (iii) I-V Characteristics of MOS Transistor

(4+4+4)=12